The objective of this lab is to get familiarized to the simulation utility of OrCAD. Design a combination lock, that can be unlocked with a pre-defined 0-1 sequence, and test it by both down-loading to the FPGA board and by the OrCAD simulator.
