References

1

S. D. Brown, R. J. .Francis, J. Rose, and Z. G. Vrnesic, Field Programmable Gate Arrays, Kluwer Academic Publishing, 1992.

2

The Programmable Logic Data Book, Second Edition, Xilinx 1994.

3

Rajeev Murgai, Yoshihito Nishizaki, Narendra Shenoy, Robert K. Brayton, and Alberto Sangiovanni-Vincentelli, Logic Synthesis for Programmable Gate Arrays, in Proc. 27th Design Automation Conf., 1990, 620--625

4

Robert Francis, Jonathan Rose, and Zvonko Vranesic, Chortle-crf: Fast Technology Mapping for Lookup Table-Based FPGAs, in Proc. 28th Design Automation Conf., 1991, 227--233

5

Kevin Karplus, Xmap: a Technology Mapper for Table-lookup Field-Programmable Gate Arrays, in Proc. 28th Design Automation Conf., 1991, 240--243

6

Nam-Sung Woo, A Heuristic Method for FPGA Technology Mapping Based on the Edge Visibility, in Proc. 28th Design Automation Conf., 1991, 248--251

7

Martine Schlag, Jackson Kong, and Pak K. Chan, Routability-Driven Technology Mapping for Lookup Table-Based FPGA's, IEEE Trans. on Computer-Aided Design, 13 13--26, 1994

8

Honghua Yng and D. F. Wong, Edge-Map: Optimal Performance Driven Technology Mapping for Iterative LUT Based FPGA Designs, in Proc. of Int. Conf. Computer-Aided Design, 1994, 150--155

9

Jason Cong and Yuzheng Ding, FlowMap: An Optimal Technology Mapping Algorithm for Delay Optimization in Lookup-Table Based FPGA Designs, IEEE Trans. on Computer-Aided Design, 13 1--12, 1994

10

Nozomu Togawa, Masao Sato, and Tatsuo Ohtsuki, Maple: A Simultaneous Technology Mapping, Placement and Global Routing Algorithm for Field-Programmable Gate Arrays, in Proc. of Int. Conf. Computer-Aided Design, 1994, 156--163

11

Chau-Shen, Yu-Wen Tsay, TingTing Hwang, Allen C. H. Wu, and Youn-Long Lin, Combining Technology Mapping and Placement for Delay Minimization in FPGA Designs, IEEE Trans. on Computer-Aided Design, 14 1076--1084, 1995

12

C. H. Papadimitriou and K. Steiglitz, Combinatorial Optimization: Algorithm and Complexity, Englewood Cliffs, NJ: Prentice-Hall, 1992.